







NOTES: (UNLESS OTHERWISE SPECIFIED)

REV ECDM DESCRIPTION OF REVISION




METRIC		Apple Inc.	
drafter	DATE	04/05/13	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND/OR ITS SUBSIDIARIES. IT MAY NOT BE REPRODUCED, TRANSMITTED, DISCLOSED, OR USED IN WHOLE OR IN PART.
designer	DATE	04/05/13	THE FOLLOWING INFORMATION IS FOR INTERNAL USE ONLY: 1. DO NOT COPY THIS DOCUMENT IN CONFIDENCE 2. DO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART 3. DO NOT REMOVE OR DESTROY IT
			TITLE: IPAD WI-FI + CELLULAR (4TH GENERATION)
		DIMENSIONS ARE IN MILLIMETERS TOLERANCES X.X ±0.2 X.XX ±0.10 X.XXX ±0.050 ANGLES ±0.5°	REV. 02
		DO NOT SCALE DRAWINGS DRAWING NUMBER THIRD ANGLE PROJECTION	SIZE 1:1 SCALE NONE SHT 1 OF 1

820-3249-TOP MLB



820-3249-BOT MLB



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
A	0001554595	PRODUCTION RELEASED	2012-07-26


iPad 4th Gen

LAST_MODIFIED=Thu Jul 26 10:29:36 2012

PDF	CSA	CONTENTS	SYNC	MASTER	DATE	(SYSTEM DRI)
1	1	Table of Contents	N/A	N/A		(AMANDA)
2	2	BLOCK DIAGRAM: SYSTEM	N/A	N/A		(AMANDA)
3	4	BOM TABLES	N/A	N/A		(AMANDA)
4	6	AP: MAIN	N/A	N/A		(TERRY)
5	7	AP: I/Os	N/A	N/A		(AMANDA)
6	8	AP: NAND	N/A	N/A		(TERRY)
7	9	AP: TV, DP, MIPI	N/A	N/A		(TERRY)
8	10	AP: DDR	N/A	N/A		(TERRY)
9	11	AP: POWER	N/A	N/A		(TERRY)
10	12	AP: MISC & ALIASES	N/A	N/A		(TERRY)
11	13	DDR 0 AND 1	N/A	N/A		(TERRY)
12	14	DDR 2 AND 3	N/A	N/A		(TERRY)
13	16	NAND	N/A	N/A		(AMANDA)
14	21	ALIASES	N/A	N/A		(AMANDA)
15	22	VIDEO: EDP CONNECTOR	N/A	N/A		(JOE)
16	30	GRAPE: GROUNDHOG, CONN, BOOST	N/A	N/A		(AMANDA)
17	31	GRAPE: Z1, Z2	N/A	N/A		(AMANDA)
18	36	AUDIO: L81 CODEC	N/A	N/A		(TERRY)
19	37	AUDIO: SPEAKER AMP	N/A	N/A		(TERRY)
20	54	SENSOR FLEX CONN	N/A	N/A		(MARK)
21	55	SENSOR CONN FILTERS 1	N/A	N/A		(MARK)
22	56	SENSOR CONN FILTERS 2	N/A	N/A		(JOE)
23	57	E75 DOCK SUPPORT	N/A	N/A		(JOE)
24	58	IO FLEX CONN	N/A	N/A		(JOE)
25	59	TRISTAR	N/A	N/A		(JOE)
26	60	CONNECTOR: CELLULAR	N/A	N/A		(AMANDA)
27	61	WIFI/BT	N/A	N/A		(MATT)
28	75	POWER: BATTERY CONNECTOR	MADHAVI	12/06/2011	(MADHAVI)	
29	81	PMU: ADRIANA PAGE 1	MADHAVI	12/06/2011	(MADHAVI)	
30	82	PMU: ADRIANA PAGE 2	MADHAVI	12/06/2011	(MADHAVI)	

PDF	CSA	CONTENTS	SYNC	MASTER	DATE	(SYSTEM DRI)
31	83	PMU: ADRIANA PAGE 3	MADHAVI	12/06/2011	(MADHAVI)	
32	90	DEBUG/MISC.	MLB	11/09/2011	(AMANDA)	
33	93	TEST/HOLES/FIDUCIALS	N/A	N/A		(AMANDA)
34	121	POWER ALIASES	N/A	N/A		(MADHAVI)
35	150	CONSTRAINTS: MLB RULES	MIKE	11/30/2011	(AMANDA)	
36	151	CONSTRAINTS: LOW SPEED BUS	MIKE	11/30/2011	(AMANDA)	
37	152	CONSTRAINTS: DISPLAY/AUDIO	MIKE	11/30/2011	(AMANDA)	
38	153	CONSTRAINTS: DDR/FMI	MIKE	11/30/2011	(AMANDA)	
39	154	CONSTRAINTS: POWER / GND	MIKE	11/30/2011	(AMANDA)	

DRAWING TITLE		X140 MLB	
DRAWING NUMBER		051-9385	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE	1 OF 154		
SHEET	1 OF 39		



Page Notes

Power aliases required by this page: (NONE)
Signal aliases required by this page: (NONE)
BOM options provided by this page:

BOM OPTIONS

COMMON
ALTERNATE
16GB_PROD: 16GB CONFIG
32GB_PROD: 32GB CONFIG
64GB_PROD: 64GB CONFIG
DEV: DEV BOARD ONLY
MLB_A: KEY ONLY CONFIG
MLB_B: CELLULAR CONFIG
MLB_C: LEGACY CELLULAR CONFIG
MLB_E: LEGACY CELLULAR CONFIG

SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9385	1	SCH,MLB,X140	SCH1	CRITICAL	
820-3249	1	PCBF,MLB,X140	PCB1	CRITICAL	

SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0598	1	IC,SOC,H5G,FCBGA1089,0.5MM	U0600	CRITICAL	

PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0622	1	IC,PMU,ADRIANA,D2018A1,FCBGA	U8100	CRITICAL	

SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0636	2	LPDDR2,533MHZ,512MB,SAMSUNG,38NM	U1300,U1400	CRITICAL	

BOM GROUP		BOM OPTIONS			
BASIC		COMMON, ALTERNATE			

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
333S0637	333S0636		U1300,U1400	LPDDR2,533MHZ,HYNIX,38NM
333S0638	333S0636		U1400,U1400	LPDDR2,533MHZ,ELPIDA,38NM

NAND

16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0878	1	TOSHIBA PPN1.5 16GB	U1600	CRITICAL	16GB_PROD

MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-4195	1	FENCE,NAND, TOP,MLB,X140	PD_FENCE_NAND	CRITICAL	
806-3493	1	FENCE,LARGE, TOP,MLB,X140	PD_FENCE_LARGE	CRITICAL	
806-3956	1	FENCE,AMP,MLB,X140	PD_FENCE_AMP	CRITICAL	
806-4196	1	FENCE,1,BTM,MLB,X140	PD_FENCE_BTM1	CRITICAL	
806-3492	1	FENCE,2,BTM,MLB,X140	PD_FENCE_BTM2	CRITICAL	

32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0879	1	TOSHIBA PPN1.5 32GB	U1600	CRITICAL	32GB_PROD


BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7838	1	EEEE FOR 639-3736 (MLB A 16G)	EEEE_F1WD	CRITICAL	EEEE_MLB_A_16G
825-7838	1	EEEE FOR 639-3737 (MLB A 32G)	EEEE_F1WH	CRITICAL	EEEE_MLB_A_32G
825-7838	1	EEEE FOR 639-3738 (MLB A 64G)	EEEE_F1W8	CRITICAL	EEEE_MLB_A_64G
825-7838	1	EEEE FOR 639-4176 (MLB A 128G)	EEEE_F80Q	CRITICAL	EEEE_MLB_A_128G
825-7838	1	EEEE FOR 639-3263 (MLB B 16G)	EEEE_DWKG	CRITICAL	EEEE_MLB_B_16G
825-7838	1	EEEE FOR 639-3739 (MLB B 32G)	EEEE_F1W7	CRITICAL	EEEE_MLB_B_32G
825-7838	1	EEEE FOR 639-3740 (MLB B 64G)	EEEE_F1WC	CRITICAL	EEEE_MLB_B_64G
825-7838	1	EEEE FOR 639-4177 (MLB B 128G)	EEEE_F80P	CRITICAL	EEEE_MLB_B_128G
825-7838	1	EEEE FOR 639-3741 (MLB C 16G)	EEEE_F1WG	CRITICAL	EEEE_MLB_C_16G
825-7838	1	EEEE FOR 639-3742 (MLB C 32G)	EEEE_F1WF	CRITICAL	EEEE_MLB_C_32G
825-7838	1	EEEE FOR 639-3743 (MLB C 64G)	EEEE_F1W9	CRITICAL	EEEE_MLB_C_64G
825-7838	1	EEEE FOR 639-4178 (MLB C 128G)	EEEE_F80R	CRITICAL	EEEE_MLB_C_128G

128GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0912	1	TOSHIBA PPN1.5 128GB	U1600	CRITICAL	128GB_PROD

SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
BOM TABLES	
DRAWING NUMBER	S128
051-9385	D
REVISION	A.0.0
BRANCH	
PAGE	4 OF 154
SHEET	3 OF 39
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	




SYNC MASTER N/A

SYNC RATE N/A

AP MATTI


Apple Inc.

OF PROPRIETARY PROPERTY:
ATION CONTAINED HEREIN IS THE
Y PROPERTY OF APPLE INC.
OR AGREES TO THE FOLLOWING:
TAINT THIS DOCUMENT IN CONFIDENCE
REPRODUCE OR COPY IT
REVEAL OR PUBLISH IT IN WHOLE OR PART
HTS RESERVED.




VSEL18_FMI AND VSEL25_FMI LOW => FMI CHANNEL AT 1.8V
VSEL25_I2C2 HIGH => I2C2 3.0V
VSEL25_SPI3 HIGH => SPI3 3.0V

BUTTON BUILDS



T2C PUTI-UPS

NEED TO CHARACTERIZE RISE TIME
AND SIZE THESE RESISTORS



SYNC	MASTER=N/A	SYNC	DATE=N/A
PAGE TITLE		AP: I/Os	
 Apple Inc.		DRAWING NUMBER 051-9385	SIZE LD
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE USER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.			
		PAGE 7 OF 154	SHEET 5 OF 39

D

D

C


C

B


B

A





A





SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	AP: NAND
 Apple Inc.	
DRAWING NUMBER 051-9385 D	
REVISION A.0.0	
BRANCH	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. AND THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED.	
PAGE 8 OF 154	
SHEET 6 OF 39	



D








D

D



6

C


B


B

A

1

SYNC MASTER=N/A PAGE TITLE		SYNC DATE=N/A	
DDR 0 AND 1			
 Apple Inc.		DRAWING NUMBER 051-9385	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 13 OF 154	SHEET 11 OF 39





D

D

C

C

B

B

A


A

WIFI ALIASES

36 4 <u>HSIC1_WLAN_DATA</u>	<u>HAVE_BASE-THRU</u>	50 <u>HSIC_WLAN_DATA</u>	27
36 4 <u>HSIC1_WLAN_STB</u>	<u>HAVE_BASE-THRU</u>	50 <u>HSIC_WLAN_STROBE</u>	27
36 5 <u>GPIO_WLAN_HSIC_HOST_RDY</u>	<u>HAVE_BASE-THRU</u>	AP <u>HSIC3_RDY</u>	27
36 5 <u>GPIO_WLAN_HSIC_DEV_RDY</u>	<u>HAVE_BASE-THRU</u>	DEV <u>HSIC3_RDY</u>	27
30 <u>PMU_GPIO_WLAN_REG_ON</u>	<u>HAVE_BASE-THRU</u>	WLAN <u>REG_ON</u>	27
30 <u>PMU_GPIO_WLAN_HOST_WAKE</u>	<u>HAVE_BASE-THRU</u>	HOST <u>WAKE_WLAN</u>	27
30 <u>PMU_GPIO_BT_REG_ON</u>	<u>HAVE_BASE-THRU</u>	BT <u>REG_ON</u>	27
30 <u>PMU_GPIO_BT_HOST_WAKE</u>	<u>HAVE_BASE-THRU</u>	HOST <u>WAKE_BT</u>	27
5 <u>GPIO_BT_WAKE</u>	<u>HAVE_BASE-THRU</u>	BT <u>WAKE</u>	27
5 <u>UART3_BT_RXD</u>	<u>HAVE_BASE-THRU</u>	BT <u>UART_RXD</u>	27
36 5 <u>UART3_BT_TXD</u>	<u>HAVE_BASE-THRU</u>	BT <u>UART_RXD</u>	27
36 5 <u>UART3_BT_CTS_L</u>	<u>HAVE_BASE-THRU</u>	BT <u>UART RTS_L</u>	27
36 6 <u>UART3_BT_RTS_L</u>	<u>HAVE_BASE-THRU</u>	BT <u>UART_CTS_L</u>	27
30 <u>PMU_GPIO_CLK_32K_WLAN</u>	<u>HAVE_BASE-THRU</u>	CLK32K <u>AP</u>	27
36 5 <u>I2S2_BT_BCLK</u>	<u>HAVE_BASE-THRU</u>	BT <u>PCM_CLK</u>	27
36 5 <u>I2S2_BT_DOUT</u>	<u>HAVE_BASE-THRU</u>	BT <u>PCM_IN</u>	27
36 5 <u>I2S2_BT_DIN</u>	<u>HAVE_BASE-THRU</u>	BT <u>PCM_OUT</u>	27
36 5 <u>I2S2_BT_LRCK</u>	<u>HAVE_BASE-THRU</u>	BT <u>PCM_SYNC</u>	27
36 5 <u>UART4_WLAN_RXD</u>	<u>HAVE_BASE-THRU</u>	WLAN <u>UART_RXD</u>	27
36 5 <u>UART4_WLAN_TXD</u>	<u>HAVE_BASE-THRU</u>	WLAN <u>UART_RXD</u>	27
5 <u>GPIO_WL_HSIC_RESUME</u>	<u>HAVE_BASE-THRU</u>	WLAN <u>HSIC3_RESUME</u>	27
34 <u>VDDIO_WLAN_BT_1V8</u>	<u>HAVE_BASE-THRU</u>	PP_WL_BT_VDDIO_AP	27


SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
ALIASES	
 Apple Inc.	
DRAWING NUMBER	SIZE
051-9385	D
REVISION	
A.0.0	
BRANCH	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE	21 OF 154
SHEET	14 OF 39

EDP CONNECTOR




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	

CONNECTORS TO GRAPE FLEX




P/N 518S0828



MATES WITH LEFTMOST GRAPE FLEX TAIL

CRITICAL
J3010
502250-8037-B
F-RT-SM

MATES WITH RIGHTMOST GRAPE FLEX TAIL

CRITICAL
J3011
502250-8037-B
F-RT-SM

BOOST CONVERTOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S0523	311S0485		U3007	
311S0524	311S0533		U3009	
311S0525	311S0532		U3010	


SYNC MASTER=N/A	SYNC DATE=N/A
GRAPE: GROUNDHOG, CONN, BOOST	
 Apple Inc.	
DRAWING NUMBER	051-9385
REVISION	A.0.0
BRANCH	
PAGE	30 OF 154
SHEET	16 OF 39

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


ZEPHYR 1+ ASIC



ARM9 MCU (Z2 BASED)




SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	GRAPE: Z1, Z2
 Apple Inc.	
DRAWING NUMBER 051-9385 D	
REVISION A.0.0	
BRANCH	
PAGE 31 OF 154	
SHEET 17 OF 39	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF THE OWNER. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.	






LEFT SPEAKER AMP

I2C ADDRESS: 1000000X



RIGHT SPEAKER AMP

I2C ADDRESS: 1000001X



MC MASTER=N/A THE TITLE	SYNC DATE=N/A A
AUDIO: SPEAKER AMP	
 Apple Inc.	DRAWING NUMBER 051-9385 D REVISION A.0.0 BRANCH PAGE 37 OF 154 SHEET 19 OF 39
NOTICE OF PROPRIETARY PROPERTY: INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS PROPRIETARY AND CONFIDENTIAL. USE, DISCLOSURE, OR REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR WRITTEN CONSENT OF THE OWNER. EXCEPT AS AUTHORIZED BY THE OWNER, USE OF THIS INFORMATION IS RESTRICTED TO THE PERSONS IDENTIFIED IN THE SIGNATURE SECTION OF THIS DRAWING AND TO THOSE EMPLOYEES, CONTRACTORS, SUBCONTRACTORS, AND AGENTS OF THE OWNER WHO ARE DULY INSTRUCTED OF THE PROPRIETARY AND CONFIDENTIAL NATURE OF THIS INFORMATION AND WHO ARE AGREED TO THE TERMS OF THIS AGREEMENT. THIS INFORMATION IS TO BE RETURNED UPON REQUEST.	

D

D

C

C


B

B


A

A


APN: 518S0828



APN: 518S0828












SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
SENSOR FLEX CONN	
Apple Inc.	DRAWING NUMBER 051-9385 D
REVISION A.0.0	SIZE
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE 54 OF 154	SHEET 20 OF 39



SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE: SENSOR CONN FILTERS 1	
DRAFTING NUMBER: 051-9385 D	
REVISION: A.0.0	BRANCH:
PAGE: 55 OF 154	SHEET: 21 OF 39
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0643	155S0373	?	U5600, U5610, U5620, U5630, U5640, U5650, U5670	RADAR: 8376668




SYNC MASTER=N/A SYNC DATE=N/A
 PAGE TITLE=SENSOR CONN FILTERS 2
 DRAWING NUMBER 051-9385 D
 REVISION A.0.0
 BRANCH
 PAGE 56 OF 154
 SHEET 22 OF 39





NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUC OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

D

D




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ5760	RDAR://PROBLEM/8370432
155S0320	155S0513		L5700, L5710	RDAR://PROBLEM/962560
155S0657	155S0537		FL5710, FL5750	
155S0741	155S0397		L5757	RDAR://PROBLEM/1123881



USED TO BE C5740 27PF CAP
WHEN HALL2 WAS USED
USING PADS TO KEEP THIS UNUSED
SIGNAL FROM FLOATING

USED TO BE C5741 27PF CAP
WHEN HALL2 WAS USED
USING PADS TO KEEP THIS UNUSED
SIGNAL FROM FLOATING



USED TO BE C5733 8.2PF CAP
WHEN HALL2 WAS USED
USING PADS TO KEEP THIS UNUSED
SIGNAL FROM FLOATING

A

A

SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
E75 DOCK SUPPORT	
Apple Inc.	
DRAWING NUMBER	SIZE
051-9385	D
REVISION	
A.0.0	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUC OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE	57 OF 154
SHEET	23 OF 39

D

D

C

5

B



B

A

A


IO FLEX CONNECTOR

PN 516S0542 (PLUG - MALE)



SYNC	MASTER=N/A	SYNC	DATE=N/A
PAGE TITLE		IO FLEX CONN	
 Apple Inc.		DRAWING NUMBER 051-9385	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED.			
PAGE	58 OF 154		
SHEET	24 OF 39		


TRISTAR





D

D

CELLULAR/GPS HOTBAR PADS



DEBUG



C

C

B

B

A

A

SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
CONNECTOR: CELLULAR	
DRAWING NUMBER	SIZE
051-9385	D
REVISION	A.0.0
BRANCH	
PAGE	60 OF 154
SHEET	26 OF 39

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


WLAN/BT

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S0171	1	WIFI MODULE - MURATA	U6101_RF	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S0175	339S0171		U6101_RF	WIFI MODULE - USI
311S0548	311S0398		U6102_RF	


ANTENNA CONNECTOR





CONDUCTED TEST PORT



32K INTERFACE TO AP



NO LONGER NEEDED BASED
ON AND GATE REMOVAL






GPIO6	SDIO_DATA<1>	SDIO_DATA<2>	MODE	DEFAULT ARM STATE
0	X	X	SDIO	IN RESET
1	X	0	GSPI	IN RESET
1	0	1	HSIC	OUT OF RESET
1	1	1	BOOTLESS HSIC	IN RESET

NO LONGER NEEDED BASED
ON AND GATE REMOVAL

CHANGE LIST

07FEB2012 MUSHTAQ COPIED FROM N41, ADDED J2 ANT MATCH/CONN
C6107 FROM 20PF TO 8.2PF, C6108 FROM 10PF TO 4.7PF
U6104 FROM SOSHIN TO MURATA LFD212G45DS5D355

13FEB2012 AMANDA CHANGED OMIT TO OMIT_TABLE AND UPDATED
BOM OPTION TABLES TO ALTERNATE TABLES
REMOVED BOM TABLE FOR C6111_RF (NOW ALWAYS NOSTUFF)



WIFI/BT

SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
WIFI/BT	
Apple Inc.	DRAWING NUMBER 051-9385
REVISION A.0.0	SIZE D
BRANCH	
PAGE 61 OF 154	
SHEET 27 OF 39	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

D

C

C

B


B

A


A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0644	155S0274	?		RDAR://PROBLEM/11282371

FL7500, L3620, LS550, LS730



SYNC MASTER=MADHAVI	SYNC DATE=12/06/2011
PAGE/TITLE	POWER: BATTERY CONNECTOR
DRAWING NUMBER	051-9385 D
REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
	I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
	II NOT TO REPRODUCE OR COPY IT
	III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
	IV ALL RIGHTS RESERVED
PAGE	75 OF 154
SHEET	28 OF 39



D

D

C


C

B

B

A

A




SYNC MASTER=MADHAVI SYNC DATE=12/06/2011
PAGE TITLE: PMU: ADRIANA PAGE 3
DRAWING NUMBER: 051-9385 D
REVISION: A.0.0
BRANCH:
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

D


DEBUG RESET ACCESS



C

C

SOCHOT TO PMU TDEV1/TDEV2



B

B

A

A

SYNC MASTER=MLB	SYNC DATE=11/09/2011
PAGE TITLE	
DRAWING NUMBER	SIZE
051-9385	D
REVISION	A.0.0
BRANCH	
PAGE	90 OF 154
SHEET	32 OF 39

D

D

C

C


B

B

A

A

PLATED THROUGH HOLES

DRILL SIZE: 1.1MM X 0.4MM
PLATING SIZE: 1.4MM X 0.7MM

SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
TEST/HOLES/FIDUCIALS	
Apple Inc.	DRAWING NUMBER 051-9385 D
REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE 93 OF 154	SHEET 33 OF 39

POWER CONNECTIONS

BUCK0A

PP1V1_CPU0
MAX_BIAS=TRUE
VOLTAGE=1.1V
MIN_LINE_WIDTH=0.6 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

BUCK0B

PP1V1_CPU1
MAX_BIAS=TRUE
VOLTAGE=1.1V
MIN_LINE_WIDTH=0.6 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

BUCK0C

PP1V1_CPB
MAX_BIAS=TRUE
VOLTAGE=1.1V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

BUCK2

PP1V2_SOC
MAX_BIAS=TRUE
VOLTAGE=1.2V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

BUCK3

PP1V8_S2R
MAX_BIAS=TRUE
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.5 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PP1V8_S2R_MISC
VOLTAG
PP1V8_S2R_BT_1V8
PP1V8_S2R_USBMUX
PP1V8_S2R_DDR

BUCK4

PP1V2_S2R
MAX_BIAS=TRUE
VOLTAGE=1.2V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.5 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PP1V2_S2R_H5
PP1V2_S2R_DDR

BUCK3_SW

PP1V8
MAX_BIAS=TRUE
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.4 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PP1V8_SENSOR
PP1V8_AUDIO
PP1V8_VDDIO18_H5
PP1V8_H5
PP1V8_MIP1_H5
PP1V8_DP_H5
PP1V8_EDP_H5
PP1V8_NAND_H5
PP1V8_NAND
PP1V8_PLL_H5
PP1V8_MISC

BUCK4_SW

PP1V2
MAX_BIAS=TRUE
VOLTAGE=1.2V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.5 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PP1V2_VDDQ_DDR
PP1V2_VDDIO_H5
PP1V2_HSTC_H5

BUCK5

PP3V3_OUT
MAX_BIAS=TRUE
VOLTAGE=3.3V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PP3V3_NAND
PP3V3_USB_H5
PP3V3_LCD

BACKLIGHT BOOST

PPLED_OUT_A
MAX_BIAS=TRUE
VOLTAGE=20.4V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PPLED_OUT_B
MAX_BIAS=TRUE
VOLTAGE=20.4V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

LDO1

PP3V0_GRAPE
MAX_BIAS=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PP3V0_GRAPE_MARIO1
PP3V0_GRAPE_Z1
PP3V0_GRAPE_Z2

LDO2

PP1V7_VA_VCP
MAX_BIAS=TRUE
VOLTAGE=7V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

LDO3 (NO LONGER NEEDED)

PP3V2_S2R_USBMUX
MAX_BIAS=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

LDO4

PP3V0_SENSOR
MAX_BIAS=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

LDO6

PP3V3_ACC
MAX_BIAS=TRUE
VOLTAGE=3.3V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

LDO7

PP3V0_S2R_TRISTAR
MAX_BIAS=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

LDO8

PP3V0_S2R_HALL
MAX_BIAS=TRUE
VOLTAGE=3.0V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

LDO9

PP3V0_IO
MAX_BIAS=TRUE
VOLTAGE=4.7V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PP3V0_VDDIO30_H5

CHARGER MAIN

PPVCC_MAIN
MAX_BIAS=TRUE
VOLTAGE=4.7V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PPVCC_MAIN_AUDIO
PPVCC_MAIN_LED
PPVCC_MAIN_CPU0
PPVCC_MAIN_CPU1
PPVCC_MAIN_SOC

BATTERY

PPBATT_VCC
MAX_BIAS=TRUE
VOLTAGE=2V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

BATT_POS_CONN
BATT_POS_F_3G
BATT_VCC

USB POWER INPUT

PPVBUS_USB_EMI
MAX_BIAS=TRUE
VOLTAGE=6V
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.15 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM

PPVBUS_USB_DCIN

SYNC MASTER=N/A	SYNC DATE=N/A
PAGE TITLE	
POWER ALIASES	
Apple Inc.	
DRAWING NUMBER	051-9385 D
REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUC OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

MLB CONSTRAINTS

BOARD LAYERS		BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, BOTTOM		NO_TYPE, BGA, BGA06-06, BGA_P4			MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	3.0 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES

45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL2, ISL9	Y	0.055 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL3, ISL8	Y	0.065 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL4, ISL7	Y	0.053 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL5	Y	0.072 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL6	Y	0.059 MM	0.055 MM	3.0 MM		

90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

DDR 45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
90_OHM_DIFF	ISL2, ISL9	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL3, ISL8	Y	0.062 MM	0.052 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL4, ISL7	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL5, ISL6	Y	0.052 MM	0.052 MM	=STANDARD	0.105 MM	0.105 MM

DDR 45 OHMS SINGLE-ENDED PHYSICAL RULES

DDR 45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DDR_45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.105 MM	3.0 MM		
DDR_45_OHM_SE	ISL2	Y	0.055 MM	0.055 MM	3.0 MM		
DDR_45_OHM_SE	ISL3	Y	0.065 MM	0.065 MM	3.0 MM		
DDR_45_OHM_SE	ISL4	Y	0.053 MM	0.053 MM	3.0 MM		
DDR_45_OHM_SE	ISL5, ISL6	Y	0.072 MM	0.072 MM	3.0 MM		
DDR_45_OHM_SE	*	N	0.055 MM	0.055 MM	3.0 MM		

DDR 90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

DDR 90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DDR_90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
DDR_90_OHM_DIFF	ISL2	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL3	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL4	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL5, ISL6	Y	0.066 MM	0.066 MM	=STANDARD	0.180 MM	0.180 MM
DDR_90_OHM_DIFF	*	N	0.056 MM	0.056 MM	=STANDARD	0.180 MM	0.180 MM

WIFI PHYSICAL RULES

WIFI PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
WIFI_50S	TOP, BOTTOM	Y	0.245 MM	0.2 MM	=STANDARD		
WIFI_50S	*	N	=STANDARD	=STANDARD	=STANDARD		
WIFI_PWR100	*	Y	0.10 MM	0.050 MM	=STANDARD		
WIFI_PWR100	*	Y	1.00 MM	0.100 MM	=STANDARD		

MISC PHYSICAL RULES

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1:1_DIFPPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.5 MM	0.20 MM	10 MM	0.10 MM	0.10 MM
AUDIO_DIFF	*	Y	0.1 MM	0.09 MM	10 MM	0.10 MM	0.10 MM
LED	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM
TEMP_SENSE	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

TCF VERSION (USING SPACING RULE)

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TCF_VERSION	*	0.104 MM	?

0.104 - 11/30/2011

TCF VERSION NC_UART5_TXD ASSIGNING RULE TO NC NET

NOTES:

0.075 MM ~ 3 MIL

0.089 MM ~ 3.5 MIL

0.102 MM ~ 4 MIL

0.114 MM ~ 4.5 MIL

0.125 MM ~ 5 MIL

0.140 MM ~ 5.5 MIL

0.15 MM ~ 6 MIL

0.18 MM ~ 7 MIL

0.2 MM ~ 8 MIL

0.25 MM ~ 10 MIL

0.3 MM ~ 12 MIL

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	
CLK_50S	*	45_OHM_SE	
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
CLK_50S	CLK	PMU_GPIO_CLK_32K_GRAPE
CLK_50S	CLK	PMU_GPIO_CLK_32K_WLAN
CLK_50S	CLK	ISP1_CAM_FF_CLK
CLK_50S	CLK	CONN_ISP1_CAM_FF_CLK
CLK_50S	CLK	ISP0_CAM_RF_CLK
CLK_50S	CLK	CONN_ISP0_CAM_RF_CLK
T2S_50S	T2S	I2S0_CODEC_ASP_MCK
T2S_50S	T2S	I2S0_CODEC_ASP_MCK_R
CLK_50S	CLK	ISP0_CAM_RF_CLK_R
CLK_50S	CLK	ISP1_CAM_FF_CLK_R
CLK_50S	CLK	ISP1_CAM_FF_C
CLK_50S	CLK	ISP0_CAM_RF_C
CLK_50S	CLK	ISP1_CAM_FF_FILT
CLK_50S	CLK	ISP0_CAM_RF_FILT

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	
UART_50S	*	45_OHM_SE	
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3:1_SPACING
UART	UART	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
UART_50S	UART	UART2_TS_ACC_RXD
UART_50S	UART	UART2_TS_ACC_TXD
UART_50S	UART	UART4_WLAN_RXD
UART_50S	UART	UART4_WLAN_TXD
UART_50S	UART	UART1_BB_CTS_L
UART_50S	UART	UART1_BB_RTS_L
UART_50S	UART	UART1_BB_RXD
UART_50S	UART	UART3_BT_CTS_L
UART_50S	UART	UART3_BT_RTS_L
UART_50S	UART	UART3_BT_RXD
UART_50S	UART	UART6_AP_RXD
UART_50S	UART	UART6_AP_TXD

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	
SPI_50S	*	45_OHM_SE	
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
SPI_50S	SPI	SPI3_GRAPE_MISO
SPI_50S	SPI	SPI3_GRAPE_MOSI
SPI_50S	SPI	SPI3_GRAPE_SCLK
SPI_50S	SPI	SPI3_GRAPE_CS_L
SPI_50S	SPI	SPI2_IPC_MISO
SPI_50S	SPI	SPI2_IPC_MOSI
SPI_50S	SPI	SPI2_IPC_SCLK
SPI_50S	SPI	SPI2_BB_HSIC_RESUME
SPI_50S	SPI	SPI1_CODEC_MISO
SPI_50S	SPI	SPI1_CODEC_MOSI
SPI_50S	SPI	SPI1_CODEC_SCLK
SPI_50S	SPI	SPI1_CODEC_CS_L

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING
ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	
DWI_AP_CLK	DWI	DWI_AP_CLK	5:30
DWI_AP_DI	DWI	DWI_AP_DI	5:30
DWI_AP_DO	DWI	DWI_AP_DO	5:30

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
JTAG_AP_TCK	JTAG	JTAG	4:25
JTAG_AP_TMS	JTAG	JTAG	4:25
JTAG_AP_TDI	JTAG	JTAG	4:25
TP_JTAG_AP_TDO	JTAG	JTAG	4:25
JTAG_AP_TRST_L	RST	JTAG	4:10:39

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
I2C1_SDA_1V8	I2C	I2C1_SDA_1V8	5:22
I2C1_SCL_1V8	I2C	I2C1_SCL_1V8	5:22
I2C0_SDA_1V8	I2C	I2C0_SDA_1V8	5:19:25:30
I2C0_SCL_1V8	I2C	I2C0_SCL_1V8	5:19:25:30
I2C2_SDA_3V0	I2C	I2C2_SDA_3V0	5:22
I2C2_SCL_3V0	I2C	I2C2_SCL_3V0	5:22
ISPO_CAM_RF_I2C_SCL	I2C	ISPO_CAM_RF_I2C_SCL	7:22
ISPO_CAM_RF_I2C_SDA	I2C	ISPO_CAM_RF_I2C_SDA	7:22
ISP1_CAM_FF_I2C_SCL	I2C	ISP1_CAM_FF_I2C_SCL	7:22
ISP1_CAM_FF_I2C_SDA	I2C	ISP1_CAM_FF_I2C_SDA	7:22
CONN_I2C1_SDA_1V8	I2C	CONN_I2C1_SDA_1V8	20:22
CONN_I2C1_SCL_1V8	I2C	CONN_I2C1_SCL_1V8	20:22
CONN_I2C2_SDA_3V0	I2C	CONN_I2C2_SDA_3V0	20:22
CONN_ISP0_CAM_RF_I2C_SCL	I2C	CONN_ISP0_CAM_RF_I2C_SCL	20:22
CONN_ISP0_CAM_RF_I2C_SDA	I2C	CONN_ISP0_CAM_RF_I2C_SDA	20:22
CONN_ISP1_CAM_FF_I2C_SCL	I2C	CONN_ISP1_CAM_FF_I2C_SCL	20:22
CONN_ISP1_CAM_FF_I2C_SDA	I2C	CONN_ISP1_CAM_FF_I2C_SDA	20:22

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
XTAL_AP_24M_I	CRYSTAL	XTAL_AP_24M_I	4
XTAL_AP_24M_O	CRYSTAL	XTAL_AP_24M_O	4
AP_24M_O	CRYSTAL	AP_24M_O	4
PMU_XTAL	CRYSTAL	PMU_XTAL	29
PMU_EXTAL	CRYSTAL	PMU_EXTAL	29

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DDR_45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DDR_90_OHM_DIFF

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND0	*	*	2:1_SPACING
NAND1	*	*	2:1_SPACING

WIFI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	WIFI_50S
WIFI_PWR100	*	WIFI_PWR100
WIFI_PWR1000	*	WIFI_PWR1000

NET_TYPE	PHYSICAL	SPACING
WIFI_50S	WIFI_50S	50_WLAN_G
WIFI_50S	WIFI_50S	50_WLAN_A
WIFI_50S	WIFI_50S	50_WLAN_G_1
WIFI_50S	WIFI_50S	50_WLAN_A_DIPLEX
WIFI_50S	WIFI_50S	50_WIFI_ANT_FD_2
WIFI_50S	WIFI_50S	50_WIFI_ANT_FD_1
WIFI_50S	WIFI_50S	50_WIFI_ANT_FD

NET_TYPE	PHYSICAL	SPACING
FMIO_AD<0>	NAND0	6:13
FMIO_AD<1>	NAND0	6:13
FMIO_AD<2>	NAND0	6:13
FMIO_AD<3>	NAND0	6:13
FMIO_AD<4>	NAND0	6:13
FMIO_AD<5>	NAND0	6:13
FMIO_AD<6>	NAND0	6:13
FMIO_AD<7>	NAND0	6:13
FMIO_ALE	NAND0	6:13
FMIO_CE0_L	NAND0	6:13
TP_FMIO_CE1_L	NAND0	6:13
TP_FMIO_CE2_L	NAND0	6:13
TP_FMIO_CE3_L	NAND0	6:13
TP_FMIO_CE4_L	NAND0	6:13
TP_FMIO_CE5_L	NAND0	6:13
TP_FMIO_CE6_L	NAND0	6:13
TP_FMIO_CE7_L	NAND0	6:13
FMIO_CLE	NAND0	6:13
FMIO_DOS	NAND0	6:13
FMIO_RE_L	NAND0	6:13
FMIO_WE_L	NAND0	6:13
FMI1_AD<0>	NAND1	6:13
FMI1_AD<1>	NAND1	6:13
FMI1_AD<2>	NAND1	6:13
FMI1_AD<3>	NAND1	6:13
FMI1_AD<4>	NAND1	6:13
FMI1_AD<5>	NAND1	6:13
FMI1_AD<6>	NAND1	6:13
FMI1_AD<7>	NAND1	6:13
FMI1_ALE	NAND1	6:13
FMI1_CE0_L	NAND1	6:13
TP_FMI1_CE2_L	NAND1	6:13
TP_FMI1_CE4_L	NAND1	6:13
TP_FMI1_CE5_L	NAND1	6:13
TP_FMI1_CE6_L	NAND1	6:13
TP_FMI1_CE7_L	NAND1	6:13
FMI1_CLE	NAND1	6:13
FMI1_DOS	NAND1	6:13
FMI1_RE_L	NAND1	6:13
FMI1_WE_L	NAND1	6:13

DDR_VREF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

NET_TYPE	PHYSICAL	SPACING
PPVREF_DDR0_CA	PWR	11:39
PPVREF_DDR0_DO	PWR	11:39
PPVREF_DDR1_CA	PWR	11:39
PPVREF_DDR1_DO	PWR	11:39
PPVREF_DDR2_CA	PWR	12:39
PPVREF_DDR2_DO	PWR	12:39
PPVREF_DDR3_CA	PWR	12:39
PPVREF_DDR3_DO	PWR	12:39

SYNC MASTER=MIKE
PAGE TITLE: CONSTRAINTS: DDR/FMI
DRAWING NUMBER: 051-9385 D
REVISION: A.0.0
BRANCH:
PAGE: 153 OF 154
SHEET: 38 OF 39

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PWR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PP_PWR	*	PWR_PMU

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PWR	*	*	3:1_SPACING

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
1.1V	PP_PWR	PWR	BUCK0A_LX0
1.1V	PP_PWR	PWR	BUCK0A_LX1
1.1V	PP_PWR	PWR	BUCK0A_FB
1.1V	PP_PWR	PWR	PP1V1_CPU0_FET
1.1V	PP_PWR	PWR	BUCK0B_LX0
1.1V	PP_PWR	PWR	BUCK0B_LX1
1.1V	PP_PWR	PWR	BUCK0B_FB
1.1V	PP_PWR	PWR	PP1V1_CPU1_FET
1.1V	PP_PWR	PWR	BUCK0C_LX0
1.1V	PP_PWR	PWR	BUCK0C_FB
1.1V	PP_PWR	PWR	PP1V1_CPUB
1.2V	PP_PWR	PWR	BUCK2_LX0
1.2V	PP_PWR	PWR	BUCK2_LX1
1.2V	PP_PWR	PWR	BUCK2_LX2
1.2V	PP_PWR	PWR	BUCK2_FB
1.2V	PP_PWR	PWR	PP1V2_SOC
1.8V	PP_PWR	PWR	BUCK3_LX0
1.8V	PP_PWR	PWR	BUCK3_FB
1.8V	PP_PWR	PWR	PP1V8_S2R
1.2V	PP_PWR	PWR	BUCK4_LX0
1.2V	PP_PWR	PWR	BUCK4_FB
1.2V	PP_PWR	PWR	PP1V2_S2R
1.1V	PP_PWR	PWR	BUCK5_LX0
1.1V	PP_PWR	PWR	BUCK5_FB
3.3V	PP_PWR	PWR	PP3V3_OUT
3.0V	PP_PWR	PWR	PP3V0_GRAPE
1.7V	PP_PWR	PWR	PP1V7_VA_VCP
3.0V	PP_PWR	PWR	PP3V2_S2R_USBMUX
3.2V	PP_PWR	PWR	LDO5
3.3V	PP_PWR	PWR	PP3V3_ACC
3.0V	PP_PWR	PWR	PP3V0_S2R_HALL
3.0V	PP_PWR	PWR	PP3V2_S2R_USBMUX
3.0V	PP_PWR	PWR	PP3V0_IO
3.0V	PP_PWR	PWR	PP3V0_SENSOR
2.8V	PP_PWR	PWR	PP2V8_CAM
1.0V	PP_PWR	PWR	PP1V0
1.1V	PP_PWR	PWR	PP1V1_SRAM
1.8V	PP_PWR	PWR	PP1V8_ALWAYS
1.2V	PP_PWR	PWR	PP1V2
PP_PWR	PWR	PWR	DSP_SW
1.8V	PP_PWR	PWR	PP1V8
1.8V	PP_PWR	PWR	PP1V8_GRAPE
4.7V	PP_PWR	PWR	PPVCC_MAIN
4.2V	PP_PWR	PWR	PPBATT_VCC
6.0V	PP_PWR	PWR	PP6V0_LCM_HI
6.0V	PP_PWR	PWR	LCM_LX
6.0V	PP_PWR	PWR	PP6V0_LCM_VBOOST
5.25V	PP_PWR	PWR	PP5V25_VLCM1
1.1V	PP_PWR	PWR	PP1V1_CPU0
1.1V	PP_PWR	PWR	PP1V1_CPU1
20.4V	PP_PWR	PWR	PPLED_OUT_A
20.4V	PP_PWR	PWR	PPLED_OUT_B
1.8V	PP_PWR	PWR	PP1V8_PLO_F
1.0V	PP_PWR	PWR	PP1V0_MIPI_PLL_F
1.8V	PP_PWR	PWR	PP1V8_EDP_AVDD_AUX
1.8V	PP_PWR	PWR	PP1V8_DP_AVDD_AUX
3.3V	PP_PWR	PWR	PP3V3_SO_LCD_FERR
3.3V	PP_PWR	PWR	PP3V3_LCDVDD_SW_F
20.4V	PP_PWR	PWR	PPLED_BACK_REG_B
20.4V	PP_PWR	PWR	PPLED_BACK_REG_A
6V	PP_PWR	PWR	PPVBUUSB_EMI
0.6V	PP_PWR	PWR	PPVREF_DDR0_CA
0.6V	PP_PWR	PWR	PPVREF_DDR0_DQ
0.6V	PP_PWR	PWR	PPVREF_DDR1_CA
0.6V	PP_PWR	PWR	PPVREF_DDR1_DQ
0.6V	PP_PWR	PWR	PPVREF_DDR2_CA
0.6V	PP_PWR	PWR	PPVREF_DDR2_DQ
0.6V	PP_PWR	PWR	PPVREF_DDR3_CA
0.6V	PP_PWR	PWR	PPVREF_DDR3_DQ
4.6V	PP_PWR	PWR	DAC_AP_VREF
4.6V	PP_PWR	PWR	BATT_POS_RC
4.6V	PP_PWR	PWR	BATT_VCC_WLAN
1.8V	PP_PWR	PWR	PP_WLAN_VDDIO_1V8
3.55V	PP_PWR	PWR	LDO10

GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_PH

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PP1	VOLTAGE=0V	GND	GND
PP2	VOLTAGE=0V	GND	GND
PP3	VOLTAGE=0V	GND	GND
PP4	VOLTAGE=0V	GND	GND
PP5	VOLTAGE=0V	GND	AGND_U3000
PP23	VOLTAGE=0V	GND	J2200_29_GND
PP24	VOLTAGE=0V	GND	J2200_36_GND
PP25	VOLTAGE=0V	GND	J2200_43_GND

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PP1	RST		BB_TRST_L
PP2	RST		DBG_RST
PP3	RST		DEBUG_RST_L
PP4	RST		GSM_TXBURST_IND
PP5	RST		JTAG_AP_TRST_L
PP6	RST		RST_AP_1V8_L
PP7	RST		RST_AP_L
PP8	RST		GPIO_BB_RST_L
PP9	RST		RST_BB_FMUL
PP10	RST		RST_BT_L
PP11	RST		RST_DET_L
PP12	RST		GRAPE
PP13	RST		RST_GRAPE_L
PP14	RST		RST_L63_L
PP15	RST		RST_PMU_IN
PP16	RST		RST_WLAN_L
PP17	RST		SIMCRD_RST
PP18	RST		UD881_RST
PP19	RST		UD882_RST

SYNC MASTER=MIKE SYNC DATE=11/30/2011
 PAGE/TITLE: CONSTRAINTS: POWER / GND
 DRAWING NUMBER: 051-9385 D
 REVISION: A.0.0
 BRANCH:
 PAGE: 154 OF 154
 SHEET: 39 OF 39
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED